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Holography is a leading method of recording and reproducing 3D images. The 
increasingly widespread availability of computers has encouraged the 
development of holographic 3D screens (electroholography). Although 
electroholography was first proposed a half-century ago, it has not been used in 
practical applications. A fundamental problem is the enormous volume of data 
that a hologram requires. Even modern computational power is inadequate to 
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process this volume of data in real time. The area from which the reconstructed 
image can be viewed is determined by the way in which the light diffracted by 
the hologram is spread, and this in turn depends on the pixel pitch of the 
hologram. A smaller pitch creates a wider viewing angle. At a pixel pitch of 1 μm, 
the viewing angle extends to 30°, thus making it practical for everyday 
applications. The pixel pitch of a typical current liquid crystal display is 
approaching this limit. However, a high-definition display device requires a large 
number of pixels, thus making processing challenging. At a 1 μm pixel pitch, 
even a display device that is 1 cm × 1 cm in size would require 100 million (108) 
pixels. Our group has been pursuing a five-year project with the goal of realising 
an arithmetic circuit that is able to drive a video-rate 1 cm × 1 cm computer-
generated hologram of 108 pixels at a pixel pitch of 1 μm. In the course of this 
research, we have developed a special-purpose holography computing board by 
using eight large-scale field-programmable gate arrays (FPGAs). This computing 
board is far beyond the scope of current commercial offerings. We have also 
succeeded in achieving a parallel operation of 4,480 hologram calculation circuits 
on a single board. By clustering eight of these boards, we succeeded in increasing 
the number of parallel calculations to 35,840, thus allowing computations to be 
performed 1,000 times faster than those of a personal computer. By using a 3D 
image comprising 7,877 points, we succeeded in updating 108-pixel holograms at 
a video rate, thus allowing 3D movies to be projected. We further demonstrated 
that the system speed scales up in a linear manner as the number of parallel 
circuits is increased. The system operates at 0.25 GHz with an effective speed 
equivalent to 0.5 Pflops (1015 floating-point operations per second), matching 
that of a high-performance computer. These results suggest that a holographic 
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3D image system can be constructed using currently available technology. In a 
further step, we will upgrade the system to a large-scale integration (LSI) circuit 
that is 1 cm × 1 cm in size by using existing technology. Coupling this LSI to a 
108-pixel display would create a chip dedicated to holography. Given that the 
computation of a hologram treats each pixel independently, a suitable 
arrangement of these dedicated chips could create a 3D video system of arbitrary 
size and shape (hemispherical, spherical, cylindrical, etc.). As one of immediate 
goals, we can create a wide 3D projection space by incorporating our dedicated 
chip into a head-mounted display. 
 
Video holography (electroholography) was first demonstrated in 1990 1. As the field 
developed, it became clear that the main constraints on electroholography were the 
lack of high-definition display devices and the need for high-speed computation 2. In 
the intervening period, the definition achievable by display devices has increased 
tenfold, from approximately 10 μm to nearly 1 μm, and is now approaching levels that 
make routine applications practical 3. However, as the precision of the holographic 
display increases, the computational load increases. For example, a 1 m × 1 m 
hologram with a pixel pitch of 1 μm would require 1012 pixels compared with 106 
pixels of a typical 2D display (a 106 times increase). When the cost of converting a 
3D image to a hologram is taken into account, an increase of 106 in computational 
power is required. Research on the development of holographic 3D image systems for 
practical uses has focused mainly on speeding up the processing time. 
A number of algorithms have been proposed on the basis of techniques such as table 
lookup 4 or the difference method 5, and great progress has been made 6–7. However, it 
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is difficult to develop practical technologies simply by increasing the operating speed 
of the software. For the real-time processing of the enormous amount of information 
required, massively parallel and distributed computing systems are required. GPU 
computing has been the topic of active research in various fields since the early 2000s. 
Holographic computations are a good fit for GPU acceleration 8. In addition, multi-
GPU systems using multiple GPU boards have been studied for a real-time 
reconstruction of electrohologtaphy 9-10. Although a multi-GPU system accelerates 
holographic calculations, Song et al. have also discussed that it is difficult to speed up 
in proportion to the number of GPUs 10.  
As for dedicated hardware, a group at the MIT Media Lab developed a special-
purpose computational board as a part of their holographic video system in the 1990s 
11–12. Buckley has developed an error reduction system for a holographic projector 13. 
Seo et al. have studied their dedicated hardware design based on an architecture 
similar to our HORN (HOlographic ReconstructioN) 14. For digital holography, rather 
than electroholography, we have also developed another type of special-purpose 
computers named FFT-HORN 15-17. Designing a dedicated computer for digital 
holography is difficult because a fast Fourier transform (FFT) has to be implemented 
as a large-scale circuit. Cheng et al. have also developed an efficient FPGA-based 
digital holography system 18.  
Since 1992, our group has been studying dedicated holography systems, with a focus 
on hardware. We developed a series of prototype machines named HORN-1 to 
HORN-4 by using hand wiring 19–22. In 2004, we introduced the large-scale FPGA 
board for HORN-5 using printed circuit boards 23. HORN-6 was a cluster system of 
16 HORN-5 boards and was able to run 20,000 circuits of hologram calculation in 
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parallel 24. HORN-7 had a reduced communication load because the hologram data 
was sent directly to the display device 25. For the realisation of a commercial image 
system capable of handling holography, a dedicated chip that integrates a calculation 
circuit with the display device represents a significant forward step. Hardware 
systems integrating the computing circuit and the display device at the board level 
have also been developed 26–27. In 2012, we launched the HORN-8 project, with the 
goal of developing practical circuits for use in electroholography. 
 
Features of HORN-8 system 
HORN-8 system is a prototype for large-scale holographic calculation circuits, which 
was developed to show that the calculation speed can be boosted to a practical level in 
hardware. The large difference is observed when HORN-8 system is compared with 
the previous HORN-5 system that was developed using similar large-scale FPGA 
technology. After determining the basic specifications, we outsourced the HORN-5 
board design to a vendor. We also used a commercial driver for communication 
between the host PC and the HORN-5 board. In contrast, the HORN-8 system’s board 
was fabricated entirely within our research group so that we were able to obtain a 
system configuration better optimised for holography calculations. 
Packing the circuits (calculation pipelines) more densely improves the computational 
speed and simplifies the system. In addition, the wires in the circuits become shorter, 
which facilitates high-speed calculations. However, it is difficult to determine the best 
possible wiring arrangement: using a long wire to bypass other wires limits or lowers 
the calculation speed. For the HORN-8 project, a board that adheres to the PCI-
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Express standard adopted by recent PCs was developed. The board is 22 cm × 13 cm 
in size, smaller than the PCI-standard HORN-5 board (33 cm × 15 cm). We were able 
to mount eight FPGAs (twice as many as in HORN-5) on the smaller HORN-8 board 
by eliminating unnecessary elements and wiring. We adopted a ring bus for inter-
FPGA communication, i.e. the communication signal lines pass through all the 
FPGAs. This ring bus architecture shortens the wire lengths and reduces the number 
of electronic parts; however, the board fails to operate even if one FPGA malfunctions. 
The HORN-8 system is a great improvement over the previous systems. Compared 
with HORN-5, the HORN-8 board can execute five times as many operations per 
clock, and its communication speed is 15 times faster. These improvements have 
enabled us to evaluate a large-scale parallelisation of dedicated holographic circuits 
and discover the following features. 
(1) The effective performance of one board can give 99% or more of the theoretical 
performance, indicating that the transfer time can be hidden in the calculation time. 
(2) The speed of a cluster is proportional to the number of boards, with an effective 
performance that is 90% or more than its theoretical performance. 
(3) The HORN-8 system can calculate by dispersing holograms. 
The above results show that hardware, such as HORN-8, can speed up holographic 
calculation almost in proportion to the number of parallel processes. With current 
technology, it would be possible to build the HORN-8 system on a chip that could be 
mass-produced. The HORN-8 system demonstrates that holographic calculations can 
be greatly accelerated by dedicated hardware, as shown in this study. 
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Hardware design and development 
Figure 1 shows the HORN-8 board. Eight large-scale FPGA chips are mounted on a 
standard PCI-Express (Gen 1) board. Seven FPGAs (Xilinx Virtex5-XC5VLX 110) 
are used for calculation and one (Xilinx Virtex5-XC5VLX30T) for communication. A 
board that can house more than four large-scale FPGAs is not currently commercially 
available; thus, to support massively parallel and distributed processing, we designed 
and developed a custom board. This HORN-8 board ran at an operating frequency of 
0.25 GHz and had a communication speed of 1.2 GB/s. 
 
Figure 1. HORN-8 board: (a) Top view of the board and (b) the basic system. The 
board closely integrated seven computational FPGAs and one communication FPGA. 
For on-board communication, a ring bus was used. For communication between the 
board and the host computer, the PCI-Express standard was followed, and a direct 
memory access transfer circuit was used to achieve a speed equivalent to 75% of the 
1.6 GB/s theoretical limit. 
 
In this system, the 3D image is represented by a point cloud model. The hologram is 
amplitude type. The calculation complexity is O (Nobj Nhol), where Nobj and Nhol are 
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the numbers of object points and hologram pixels, respectively. The reconstructed 
image is see-through type. Although hidden surface processing is commonly used in 
2D displays, it is being developed for electroholography 28. Hidden surface processing 
increases the computational cost; however, as the processing also decreases the 
number of object points, the cost is lower, depending on the model’s shape. Hidden 
surface processing was thus not considered in this research. 
Although several effective software algorithms have been proposed for the 
calculations, we adopted the point-cloud based method. For example, with the split 
lookup tables (S-LUT) method 29, the complex amplitude data in the horizontal (x) 
and vertical (y) directions are independently calculated beforehand and stored in 
tables. This reduces the computational complexity to O (Nobj Ny + Nx Ny), where Nx × 
Ny = Nhol, but the tables occupy a large amount of memory, thereby making this 
method unsuitable for hardware implementation. 
The polygon method 30 generates a hologram from polygons using FFTs and has a 
computational complexity of O (Npoly Nhol log Nhol), where Npoly is the number of 
polygons. The computational cost thus depends on the 3D model, and this method is 
effective for 3D models comprising large, flat polygons. However, for more complex 
models comprising small polygons, the calculation speed may be slower than the 
point-cloud based method 31. In addition, it is difficult to implement large-scale FFT 
circuits in hardware in parallel. 
The layer method 32-33 uses depth information to divide the 3D model space into 
layers based on depth and uses FFTs to calculate diffraction patterns. Its 
computational complexity for generating a hologram is O (Nlayer Nhol log Nhol), where 
Nlayer is the number of layers. The layer method can be effective for generating 
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holograms from complete spaces, such as real scenes that include the background. In 
contrast, the point-cloud based method is more effective for localised models, such as 
visualising numerical simulation or medical imaging data. Similar to polygon method, 
the layer method is accelerated using FFTs, thereby making it unsuitable for hardware 
implementation. 
Hardware systems have the potential to achieve very high acceleration via mass 
production (high parallelisation). Therefore, we adopted the point-cloud based 
algorithm for HORN-8 system, as it is suitable for hardware implement. 
In the point-cloud method, we apply the Fresnel approximation formula with the 
reference light as the plane wave: 
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where index 𝑗𝑗 represents an object point, 𝐴𝐴𝑗𝑗 is the intensity of each point and 𝜆𝜆 is the 
wavelength of the reference light. By calculating the light propagating from object 
point one to Nobj, the value of one pixel α of the hologram is obtained. By applying 
Equation (1) to the entire hologram plane, a single hologram is generated. The 
HORN-8 system implemented Equation (2), which was derived from Equation (1). In 
this equation, the coordinate variables are normalised by the pixel pitch 𝑝𝑝  of the 
hologram. All values of 𝐴𝐴𝑗𝑗 are set to one and excluded from the equation. 
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Equation (2) was designed to be appropriate for our hardware design. The coordinate 
variables became integers, and the phase 𝜃𝜃𝛼𝛼𝑗𝑗  of the next pixel on the hologram could 
be obtained simply by summing the difference 34. 
Figure 2 shows a block diagram of the implemented circuit. For the first pixel, 
Equation (2) derives the basic processing unit (BPU). Thereafter, the difference (Γ =2∆𝑋𝑋𝛼𝛼𝑗𝑗；∆= 𝑝𝑝/2𝜆𝜆𝑍𝑍𝑗𝑗) is summed to create the additional processing unit (APU). We 
implemented 1 BPU and 639 APUs in each FPGA and constructed a pipeline of 640 
parallel operations. Therefore, the number of parallel operations on a single board was 
640 × 7 = 4,480. Previous HORN computers had used a table (memory reference) for 
cosine operation. Given that the goal was to develop an LSI chip, we developed a new 
cosine calculator for HORN-8 to allow the pipeline to be memoryless. We devised a 
novel approximate algorithm for hologram generation and realised cosine operation 
by using two adder-subtractor gates 35. All FPGA memories could be used both to 
input and output data, and the maximum number of input object points was 65,536 
(216). When a larger number of object points needed to be addressed, the object was 
divided for calculation. If the refresh rate was sufficiently fast, it was recognised as a 
single object 36. 
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Figure 2. HORN-8 pipeline (one FPGA chip): One BPU and 639 APUs constitute the 
pipeline, which performs parallel computation. The BPU calculates the initial phase 
and the first pixel value. The APU calculates the subsequent pixel value on the basis 
of difference data. The development environment was Xilinx ISE 14.7. The usage rate 
of the slice (logic cell) was 98% and that of the on-chip memory (Block RAM) was 
94%. The pipeline operated stably at 0.25 GHz. 
 
Performance 
Table 1 compares the HORN-8 board’s performance with that of a CPU (Central 
Processing Unit) and a GPU. Considering that each pixel is calculated independently 
in holographic applications, the calculation time is proportional to the number of 
pixels. Here we compare the time required to generate a hologram of 1,920 × 1,080 (2 
million pixels), which is the size of a standard liquid crystal display (LCD), from a 3D 
image containing 10,000 points. The speed of holographic calculation is proportional 
to the number of cores. A multi (or many) -core GPU has been shown to work 
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effectively at a rate 30 times that of a CPU. Despite its large number of cores, the 
dedicated circuit of the HORN-8 board functioned efficiently, achieving speeds 160 
times those of a CPU and 6 times those of a GPU. Smooth image movement requires 
a frame rate of 10 fps (frames per second) or better. 
 
Table 1. Performance comparison of the HORN-8 board, CPU, and GPU. This is the 
time taken to generate a hologram of 1,920 × 1,080 pixels from a 3D image of 10,000 
points. 
System 
Time/CGH 
(sec) 
Speed 
ratio 
Frame rate 
(fps) 
CPU: Core i7-6700K, 4cores, 4 GHz 2.951 1 0.34 
GPU: GTX TITAN X, 3,072cores, 1 GHz 0.106 28 9.4 
HORN-8board:  
4,480 parallel (cores), 0.25 GHz 
0.019 155 53 
 
Table 2 shows the measurement results of the HORN-8 system. The total calculation 
time Ttotal can be expressed as 
Ttotal = Tin + Thorn + Tout  , (3) 
where Tin is the time taken to transfer the object data from the host PC to the HORN-8, 
Thorn is the calculation time for the HORN-8’s FPGAs and Tout is the time taken to 
transfer the hologram data generated by the HORN-8 system. 
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The system was configured so that the calculation results were transferred during the 
hologram calculation, so we measured the two terms together as follows: 
Tcalc = Thorn + Tout  .  (4) 
Since the system was designed to output the hologram data in parallel with hologram 
calculation, the hologram transfer time Tout was concealed, ideally Tcalc = Thorn .  
We can theoretically obtain Thorn from the hardware design as  
Thorn =
Cf
NN
×
× holobj  ,  (5) 
where f is the system’s operating frequency (0.25 GHz) and C is the number of 
parallel holographic calculation circuits (cores). Here, C = 4,480 × (number of boards). 
The value of Thorn determines the upper limit of HORN-8’s performance, i.e. its 
theoretical performance. Table 2(a) shows the theoretical Thorn values alongside Tcalc. 
The system’s effective performance Peffect can be expressed as 
Peffect =
total
horn
T
T  .   (6) 
  Table 2(a) presents the results for one board, showing an extremely high 
effective performance of 99%. The ratio of the transfer time to the total time Ttotal, 
shown in brackets besides Tin, is very small. 
 
Table 2. Performance of the HORN-8 system with (a) one board and (b) a cluster of 
boards, showing the time taken to generate a 1,920 × 1,080-pixel hologram. 
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(a) One HORN-8 board 
Nobj Tin [msec] Tcalc (Thorn） [msec] Ttotal [msec] Peffect 
10,000  0.17 (0.9%) 18.54 (18.51) 18.71 98.4% 
20,000  0.21 (0.6%) 37.10 (37.03) 37.31 99.2% 
30,000  0.28 (0.5%) 55.66 (55.54) 55.94 99.2% 
40,000  0.34 (0.5%) 74.24 (74.06) 74.58 99.3% 
50,000  0.40 (0.4%) 92.80 (92.57) 93.20 99.3% 
60,000  0.47 (0.4%) 111.37 (111.09) 111.84 99.3% 
70,000  0.62 (0.5%) 129.90 (129.60) 130.52 99.3% 
80,000  0.68 (0.5%) 148.47 (148.11) 149.15 99.3% 
90,000  0.75 (0.4%) 167.03 (166.63) 167.78 99.3% 
100,000  0.80 (0.4%) 185.60 (185.14) 186.40 99.3% 
1,000,000  7.62 (0.4%) 1856.17 (1851.43) 1863.79 99.3% 
10,000,000  76.77 (0.4%) 18561.90 (18514.29) 18638.67 99.3% 
 
(b) Cluster of HORN-8 boards 
Nobj 
2 boards 
Tcalc [msec] (Peffect） 
4 boards 
Tcalc [msec] (Peffect） 
6 boards 
Tcalc [msec] 
(Peffect） 
8 boards 
Tcalc [msec] (Peffect） 
10,000  9.93 (93.3%) 5.19 (89.2%) 3.52 (87.6%) 2.70 (85.9%) 
20,000  19.54 (94.8%) 9.93 (93.2%) 6.61 (93.4%) 5.02 (92.2%) 
30,000  29.22 (95.0%) 14.70 (94.5%) 9.91 (93.4%) 7.41 (93.7%) 
40,000  38.94 (95.1%) 19.58 (94.6%) 13.11 (94.2%) 9.82 (94.2%) 
50,000  48.59 (95.2%) 24.50 (94.5%) 16.35 (94.4%) 12.28 (94.2%) 
60,000  58.26 (95.3%) 29.31 (94.8%) 19.61 (94.2%) 14.70 (94.5%) 
70,000  68.17 (95.1%) 34.88 (92.9%) 22.94 (94.5%) 17.21 (94.1%) 
80,000  77.86 (95.1%) 39.74 (93.2%) 26.13 (94.5%) 19.62 (94.4%) 
90,000  87.64 (95.1%) 44.62 (93.4%) 29.40 (94.5%) 22.05 (94.5%) 
100,000  97.41 (95.0%) 49.51 (93.5%) 32.67 (94.5%) 24.49 (94.5%) 
1,000,000  972.18 (95.2%) 494.78 (93.5%) 326.43 (94.5%) 244.99 (94.5%) 
10,000,000  9714.58 (95.3%) 4935.02 (93.8%) 3263.16 (94.6%) 2448.10 (94.5%) 
 
Table 2(b) shows the results for the cluster systems. Even the eight-board system 
achieved an effective speed as high as 94% for over 40,000 object points. This is 
approximately 5% lower than for a single board but remained almost constant as the 
number of boards increased. The communication cost was also well hidden in the 
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calculation cost for the cluster systems, showing that HORN-8’s architecture avoids 
communication bottlenecks. In addition, it shows that, given sufficient computational 
power, a large memory is not required. These results demonstrate that high 
parallelisation can greatly accelerate holographic calculations, suggesting that 
dedicated hardware can be effective. 
Figure 3 shows the performance of the cluster system constructed from multiple 
HORN-8 boards. The calculation speed increased in approximate proportion to the 
number of boards used. The time required to generate a hologram of 1,920 × 1,080 
pixels from a 3D image comprising 100,000 points was 186 ms when using a single 
board and 24.5 ms when using eight boards. The eight-board cluster system was 7.6 
times faster than the single board. 
 
Figure 3. Performance of the HORN-8 cluster system. One or two HORN-8 boards 
were connected to each PC, and the PCs were clustered. The vertical axis expressed in 
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logarithm shows the time taken to generate a hologram of 1,920 × 1,080 (2 million) 
pixels. 
 
Figure 4 shows the 3D images reconstructed from the holograms produced by the 
eight-board HORN-8 cluster. We created 7,877-point 3D CGs for a planetary 
exploration satellite and then made holograms from them. The left side of Fig. 4 
shows the 3D image by the 1,920 × 1,080 hologram at a pixel pitch of 6.5 μm; the 
hologram was displayed on an LCD of the same size and projected using an optical 
system (see also Supplementary Video S1). The right of the figure shows 9,600 × 
10,800 (100 million) holograms at a pixel pitch of 1 μm, as reconstructed using a 
computer simulation. This simulation was used because no current electronic display 
device is capable of generating 100 million pixels (see also Supplementary Video S2). 
The simulation was run using the open source CWO library, which was also 
developed by our group 37. Considering that the viewing angle of a 100-million pixel 
hologram at 1 μm pixel pitch is approximately 30°, three images were reconstructed 
from different angles. 
Figure 4. Electroholography from the eight-board HORN-8 cluster system: These 
images were optically reconstructed from a 2-million pixel hologram with 6.5-μm 
pixel pitch (left) and computationally reconstructed images from a 100-million pixel 
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hologram with 1-μm pixel pitch (right a-c). Figure (a) shows the projection as viewed 
from the left at 11°, (b) from the front at 0° and (c) from the right at 11°. 
 
The goal of this research was to demonstrate the real-time generation of 10,000 × 
10,000 (100 million) pixel holograms. The generation time when using the eight-
board HORN-8 cluster system was 100 ms, which is the frame rate of 10 fps. 
Although the volume of information captured in a hologram is huge, parallel 
computation was demonstrated to work well, and dedicated circuits were shown to be 
effective. Given that data communication is not performed between pixels and output 
data are not reused, the pixels can be calculated separately. This approach does away 
with the potential communication bottleneck that may arise in conventional numerical 
calculation, thus allowing the video system to operate at speeds proportional to the 
number of physical calculation circuits used. This research demonstrated that next-
generation holographic 3D imaging systems can be realised using currently available 
technology. 
 Finally, we also present an example of large-scale electroholography using the 
HORN-8 system, though not in real time. We generated a 100-million-pixel hologram 
from a 10-million-point object. The 3D model was the same planetary exploration 
satellite as shown in Fig. 4. We used simulation to reconstruct the image obtained 
from this large-scale hologram (Fig. 5). Since the HORN-8 system can only handle 
65,536 (216) object points at a time, we divided the object data into 160 blocks of 
65,000 points each and generated holograms from each block data. We reconstructed 
each of these in turn by the time-division method to obtain a single still image. The 
process required 125 s on the eight-board HORN-8 cluster system, but this result 
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shows that it will be possible to achieve high-quality electroholographic images with a 
wide field of view by scaling up the HORN-8 system. It also suggests that large-scale 
electroholography does not require ultra-high-speed processors or large amounts of 
memory and can be realised by mass-producing a dedicated calculation system 
(dedicated chip) for holography. 
 
Figure 5. Example of a large-scale electroholographic image obtained using the eight-
board HORN-8 cluster system. A 100-million-pixel hologram was generated from a 
10-million-point object and reconstructed via simulation. The object data was divided 
into 160 blocks, and a separate hologram was prepared for each. These were then 
reconstructed by the time-division method to obtain a single still image. A total of 125 
s were required to generate the hologram. The progress of the time-division 
reconstruction is also shown in Supplementary Video S3, where the 160 reconstructed 
images are displayed sequentially at 60 fps. 
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